Rage Page

Reconfigurable Architecture Group

Papers produced by members of the group

A Dynamic Reconfiguration Runtime System
J. Burns, A. Donlin, J. Hogg, S. Singh, M. de Wit (available as postscript , gzipped postscript , or PDF )

A Model for Representing Ruby Circuits
C. J. Block (available as postscript or gzipped postscript )

Expressing Dynamic Reconfiguration by Partial Evaluation
S. Singh, J. Hogg, D. McAuley (available as postscript , gzipped postscript , or PDF )

New HDL Research Challenges posed by Dynamically Reprogrammable Hardware
J. Hogg, S. Singh, M. Sheeran. (available as postscript , gzipped postscript , or PDF )

Architectural Descriptions for FPGA Circuits

S. Singh (available as postscript , gzipped postscript or PDF )

Virtual Hardware for Graphics Applications Using FPGAs
S. Singh, P. Bellec. (available as postscript , gzipped postscript or PDF )

A PostScript Engine based on Reconfigurable Hardware
S. Singh, J. Patterson. (available as postscript , gzipped postscript or PDF )


Reports

A Graphical Interface for Ruby (Masters Thesis)
C.J Block. (available as postscript or gzipped postscript )

reACT - An Investigation of Image Processing on Reconfigurable Hardware (BSc. Hons. Thesis)
Adam Donlin. (available as postscript or gzipped postscript )

Other Bits and Bobs

How to program FPGAs in HaskellHard
M. Sheeran,S. Singh. (available as postscript or gzipped postscript )