Text display

Address bus

databus

Shift reg

8

1 bit To crt

8bit

Ram a

Ram b

mux

mux

4 bits

hsync

Timing logic

vsync

12 bits